- Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesProduct Whitepapers
- Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
- Support
- Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
- Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices
Events
SAME 2010
Date:
Wednesday, October 6, 2010
Location: Sophia Antipolis, France
Technical Panel
October 6, 2010: 15:30 – 17:00
Room: Amphi Lumière
Moderator:
Jean Christophe ELOY - Yole Development
Speakers:
Jerome TOUBLANC - Apache Design Solutions
Patrick DOS SANTOS - Cadence
Chris BARRATT - Insight SiP
Yves LEDUC - Texas Instruments
The participants at the panel session should come away with an overview of the current status of advanced packaging and SiP. This will include many aspects from R&D through design to full scale manufacturing. The availability of the technologies to both small fab-less companies and large IDM semiconductor houses will also be addressed.