- Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesProduct Whitepapers
- Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
- Support
- Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
- Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices
Chip-Package-System (CPS) Workshops at DesignCon
Two in-depth workshops will bring together key semiconductor companies and system houses from the electronics industry to share their expert perspectives and best practices

Apache Launches RTL Power Model
New Technology Facilitates Predictable Power Budgeting, Reduced Cost and Faster Time to Market for Leading IC Applications

Totem Adopted by Fujitsu Semiconductor for Power Noise and Reliability Analysis
Solution Addresses Accuracy, Performance and Capacity for Advanced Process Custom IC Designs

Better Power Planning
Low-power designs pose complexities for power verification and requires early identification and quantification of varying current demands in a semiconductor design.

In The News
Jan
27
Experts At The Table: Making Software More Energy-Efficient - Part 3 - Low-Power Engineering Community
Nov
18
Nov
17
Ansys: A play on power efficiency - MSN Money
Nov
11
Apache Design adds RTL Power Model to accelerate design of mobile ... - EE Daily News
Event Calendar
Spotlight
The Essentials of Power Budgeting
Power budgeting represents a holistic approach to managing power consumption and power integrity throughout the IC design flow, supported by a comprehensive methodology addressing four fundamental issues: Predictability, Efficiency, Consistency, and Integrity.. More >

