Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesTechnical Papers and Presentations, Contributed Articles and Conference Papers, Webinars and Videos
Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
Support
Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices

Industry-leaders Share Best Practices Using Apache tools @ DAC, Booth #1346

Read about LSI's presentation
Read about Freescale's presentation
Read about STMicroelectronic's presentation
Read about Samsung's presentation

More >

RTL Design-for-Power for Mobile SoCs: Best Practices - Educast

Learn Register Transfer Language (RTL) best practices for low-power mobile semiconductor design

SoC Power Integrity Challenges - Educast

ICs must deliver increased performance and functionality while simultaneously lowering power budgets

More >

Chip-Package-System ESD Simulation

ESD simulation enables system-wide ESD robustness validation, a common challenge in automotive and aerospace applications

More >

Apache Customers Speak About the Benefits of PowerArtist

A user study of Apache PowerArtist RTL power reduction techniques More
Two Users on Apache PowerArtist Because PrimeTime-PX is Not Enough More
Why We Switched from Atrenta Spyglass Power to Apache PowerArtist More