- Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesTechnical Papers and Presentations, Contributed Articles and Conference Papers, Webinars and Videos
- Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
- Support
- Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
- Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices
News
Apache Design Solution’s Power and Noise Products Adopted by MoSys for IP Validation and Sign-off
Product adoption includes PathFinder, the Company’s newest solution for ESD integrity
SAN JOSE, CALIFORNIA May 20, 2010 – Apache Design Solutions, the technology leader in power integrity and noise closure for chip-package-systems (CPS) convergence, today announced that MoSys, Inc. (NASDAQ: MOSY), a leading provider of differentiated, high-density memory and high-speed interface (I/O) intellectual property (IP), has adopted Apache’s power and noise solutions, including RedHawk for SoC power integrity, Totem for custom IP validation and model generation, Sentinel for package design optimization, and PathFinder for electrostatic discharge (ESD) verification. MoSys is using Apache’s products in both their IP and their SoC businesses, allowing them to supply accurate and high performance models to their customers and deliver quality products to the market on time.
In February 2010, MoSys announced the broadening of its business from designing and delivering high-speed interface IP and high density memory IP to include the Bandwidth Engine™ family of ICs, which will combine MoSys' patented 1T-SRAM® high-density embedded memory with its ultra high-speed 10 Gbps SerDes interface technology. MoSys uses Totem to perform accurate transistor-level power/ground noise analysis and to create Custom Macro Model (CMM) for SoC integration and validation. CMM enables hierarchical dynamic verification methodology and provides IP protection for delivery. In addition, RedHawk and Sentinel are used for chip-level power integrity, including integrated CMM and package parasitics. At the full-chip level, MoSys uses Apache’s latest product PathFinder, the ESD integrity solution, to ensure the robustness of their chip’s ESD protection mechanisms.
“Approximately one year ago, MoSys acquired Prism Circuits, a provider of world class, high-speed SerDes IP. Given that high-speed I/O interfaces are highly sensitive to power noise, we recognized that the traditional methods of using SPICE with scripts were inadequate,” said Sundari Mitra, executive vice-president of engineering at MoSys. “Using Totem, our team was able to quickly identify, and therefore resolve, real design issue in our SerDes circuit. The adoption of Apache’s products has helped MoSys sustain its leadership in IP and strengthen its competitiveness in the serial chip-to-chip communications markets.”
“MoSys’ patented 1T-SRAM IP is well-known in the industry for its quality,” said Dian Yang, senior vice president and general manager at Apache. “As MoSys broadens its product strategy, I am pleased that our solutions will contribute to their continued delivery of high quality IPs.”
Apache Design Solutions, CMM, CPM, CoolTime, Columbus, NSPICE, RedHawk, PakSI-E, PathFinder, PsiWinder, PowerArtist, PowerTheater, Sahara, Sentinel, Totem, and Vectorless Dynamic are trademarks of Apache Design Solutions, Inc. All other trademarks mentioned herein are the property of their respective owners.
May 20th, 2010
