Skip to Navigation
Home

User login

  • Create new account
  • Request new password

Languages

  • English
  • 日本語
  • Products
    • PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
    • RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
    • TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
    • SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
    • ResourcesProduct Whitepapers
  • Flows
    • Ultra Low PowerPower methodology for ultra-low-power designs
    • IP IntegrationPower methodology for IP Integration initiative
    • Chip-Package-SystemPower methodology for giga-hertz performance
  • Support
  • Community
    • CustomersServing the industry’s leading electronics companies
    • PartnersFoundry, IP, EDA, Industry Alliances
    • Blog
    • Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
  • Company
    • About ApacheOverview, Milestones, Achievements
    • News
    • Events
    • Employment
    • Global Offices

News

  • About Apache
  • News
    • Press Releases
    • Coverage
    • Press Contact
  • Events
  • Employment
  • Global Offices

Archives

  • 2012 (1)
  • 2011 (20)
  • 2010 (31)
  • 2009 (15)
  • 2008 (14)
  • 2007 (15)
  • 2006 (18)
  • 2005 (12)
  • 2004 (15)
  • 2003 (7)
Home › Company › News

2012

Apache Design Sponsors Chip-Package-System Workshops at DesignCon 2012

January 26th, 2012
© 2012 Apache Design, Inc., a subsidiary of ANSYS, Inc.
  • Site Map
  • About Apache
  • Contact Us
  • Privacy Policy