- Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesTechnical Papers and Presentations, Contributed Articles and Conference Papers, Webinars and Videos
- Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
- Support
- Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
- Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices
News
How much of the chip does IP fill? - EETimes
May 16th, 2013
Chip and I/O Modeling for System-level Power Noise Analysis and Optimization - SemiWiki.com
May 14th, 2013
Power, Noise and Reliability Consideration for Advanced Automotive and Networking ICs - SemiWiki.com
May 14th, 2013
Executive Briefing: Andrew Yang - Low-Power High-Performance Engineering Community
May 9th, 2013
Bringing Electrical Info To Design’s Forefront - Low-Power High-Performance Engineering Community
May 9th, 2013
What will the IP landscape look like in the future - EETimes
May 9th, 2013
Customer Stories at DAC#50 - SemiWiki.com
May 5th, 2013
Best Practice for RTL Power Design for Mobile - SemiWiki.com
April 25th, 2013
Dangerous Electricity - Low-Power High-Performance Engineering Community
April 11th, 2013
Dealing With The Data Glut - Low-Power High-Performance Engineering Community
April 11th, 2013
The Power Game - Low-Power High-Performance Engineering Community
April 11th, 2013
SoC Power Integrity Challenges - SemiWiki.com
April 8th, 2013
A Balancing Act - Low-Power High-Performance Engineering Community
March 14th, 2013
Hot Stuff - Low-Power High-Performance Engineering Community
March 14th, 2013
Good Times For Analog Designers - Low-Power High-Performance Engineering Community
February 14th, 2013
Managing Electrical Communications Better - Low-Power High-Performance Engineering Community
February 14th, 2013
New Issues In Signoff - Low-Power High-Performance Engineering Community
February 14th, 2013
EDACafe DesignCon Video with Aveek Sarkar - EDACafe
February 7th, 2013
DesignCon Emphasizes Signal Integrity - Evaluation Engineering
February 4th, 2013
News & Rumors on Samsung, Apple, Nvidia, EVE, DesignCon, Cadence - DeepChip
February 1st, 2013
Power, Signal and Thermal Updates from ANSYS at DesignCon - SemiWiki.com
January 24th, 2013
2013 business predictions for the EDA industry - EDN Asia
January 23rd, 2013
First Silicon At 14nm - Low-Power High-Performance Engineering Community
January 17th, 2013
Stars of DesignCon: Thermal Co-Design Key to 3D Chip Success - EETimes
January 16th, 2013
ESD Check Methodology - SemiWiki.com
January 11th, 2013
Prediction for 2013 – Technology - EETimes
January 3rd, 2013
