- Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesTechnical Papers and Presentations, Contributed Articles and Conference Papers, Webinars and Videos
- Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
- Support
- Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
- Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices
Events
17th Si2 Conference
Date:
Tuesday, October 9, 2012
Location: Santa Clara, CA
Technical Sessions
Session 4: 03:05PM ‐ 03:30PM
Session Title: Low Power Coalition & System Level Design
Innovative Solutions for RTL Design For Power Utilizing Si2 Standards - Woody Norwood, Ansys/Apache
Session 5: 04:10PM - 04:35PM
Session Title: 3D
An Introduction to Si2's Open3D Power Distribution Standard - Norman Chang, Ansys/Apache