- Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesProduct Whitepapers
- Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
- Support
- Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
- Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices
Employment
R&D Engineer - Bangalore, India
To join our exciting team, please review the open positions below and send your resume to jobs_rd@apache-da.com
Description:
Develop and support Apache's physical layout model for device extraction
Qualifications:
- BTech in CSE/EE - Excellent academic background
- 0 to 2 years of C/C++ development in EDA domain
- Sound understanding of algorithm, DS, programming
Job ID: APA100125