- Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesProduct Whitepapers
- Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
- Support
- Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
- Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices
Employment
Principal Engineer - San Jose, CA
To join our exciting team, please review the open positions below and send your resume to jobs_rd@apache-da.com
Description:
Develop and support the transistor-level power, noise, and reliability analysis engines for IP, Memory and Mixed Signal Design.
Qualifications:
- Minimum 5 years C/C++ programming experience in Linux
- Experience with the algorithm and implementation of large data parsing, handling and processing
- Knowledge and experience with circuit simulation HSPICE, ELDO or Spectre is preferred
- Knowledge and experience with LEF/DEF/GDS database is preferred
- Experience with model optimization for power noise reliability analysis is a plus
- Excellent verbal and written communication skills
- M.S. or Ph.D. in Electrical Engineering, Computer Science or other related areas
Job ID: APA100120