- Products
- PowerArtistRTL Design-for-Power: Power Reduction, Analysis, and Debug
- RedHawkSoC Power Integrity: Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog Power, Noise and Reliability: Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Convergence: Power/Signal Integrity, IO-SSO, Thermal, and EMI
- Flows
- RTL to SiliconRTL power reduction, analysis, and signoff
- Analog to DigitalFull-chip mixed-signal power, noise, and reliability
- Chip-Package-SystemChip, package, system co-design / co-analysis
- Support
- Community
- Company
- About ApacheOverview, Management Team, Achievements
- News
- Events
- Employment
- Global Offices
Employment
Principal Engineer - San Jose, CA
To join our exciting team, please review the open positions below and send your resume to jobs_rd@apache-da.com
Description:
Develop and support the transistor-level power, noise, and reliability analysis engines for IP, Memory and Mixed Signal Design.
Qualifications:
- Minimum 5 years C/C++ programming experience in Linux
- Experience with the algorithm and implementation of large data parsing, handling and processing
- Knowledge and experience with circuit simulation HSPICE, ELDO or Spectre is preferred
- Knowledge and experience with LEF/DEF/GDS database is preferred
- Experience with model optimization for power noise reliability analysis is a plus
- Excellent verbal and written communication skills
- M.S. or Ph.D. in Electrical Engineering, Computer Science or other related areas
Job ID: APA100120