- Products
- PowerArtistRTL Power Reduction, Analysis, Debug, and RPM Generation
- RedHawkSoC Dynamic Power, Advanced Low Power, Reliability, and Chip-Package Co-design
- TotemAnalog/Mixed-Signal Dynamic Power, Substrate Noise, EM, and ESD
- SentinelChip-Package-System Power/Signal Integrity, IO-SSO, Thermal, and EMI
- ResourcesProduct Whitepapers
- Flows
- Ultra Low PowerPower methodology for ultra-low-power designs
- IP IntegrationPower methodology for IP Integration initiative
- Chip-Package-SystemPower methodology for giga-hertz performance
- Support
- Community
- CustomersServing the industry’s leading electronics companies
- PartnersFoundry, IP, EDA, Industry Alliances
- Blog
- Chip-Package-System User GroupConvergence for Power, Noise, and Reliability
- Company
- About ApacheOverview, Milestones, Achievements
- News
- Events
- Employment
- Global Offices
Chip-Package-System User Group
Chip-Package-System User Group
Chip-Package-System User Group - Members Page
Convergence for Power, Noise, and Reliability
Design enablement for low-power, high-performance, and cost-effective products requires collaboration across multiple design disciplines. As technology and complexity continue to advance, an eco-system of foundries, IP providers, package vendors, ASIC designers, and system houses is needed to help address the power, noise, and reliability challenges.
At the center of the eco-system is a modeling technology to help facilitate a streamlined data exchange across the multiple disciplines. The models must be compact enough to deliver performance, while providing enough details to achieve correlation accuracy.
Eco-system data/model flow
To help address the needs of Chip, Package, and System houses, Apache Design Solutions has formed a Chip-Package-System (CPS) User Group to facilitate information sharing within the semiconductor community and to define a standardized flow for the creation, use, and analysis of a chip power model. The CPS User Group aims to streamline the required data exchange between chip and system companies (or groups) for multiple analysis goals.
Chip Power Model (CPM™) Reference Flow
This CPM Reference Flow provides standard procedures and recommendations on the usage of Chip Power Model (CPM) to facilitate system level analysis including power delivery and EMI noise analysis. Guidelines cover:
- CPM model variations
- CPM generation
- CPM validation
- Connection of a CPM to various system models
- System-level analysis
The creation and continued development of this document is a collaborative effort between the members of the CPS user group and Apache Design Solutions.
This CPM Reference Flow is available through:
CPS User Group Membership and Benefits
CPS User Group members have exclusive access to shared material, technical documentation, reference and resource materials, as well as CPS User Group meeting information. Members are encouraged to share relevant material that is considered open and non-proprietary, including current approaches to CPS, and requirements for improving the modeling technologies.
Founding members of the CPS User Group include representatives from the ten top tier semiconductor companies. To inquire about the CPS User Group, please contact Apache Design Solutions.
Chip-Package-System User Group - Members Page