Products & Solutions Customers & Partners Support News & Events Company

Highlight

Totem-SE Named a Finalist in EDN’S 20th Annual Innovations Awards Competition

Cool Products

 

Electrical Integrity Analysis for Nanometer SoC Design 


CoolTime™ is the industry's leading cell-based electrical integrity solution for concurrent analysis of voltage drop, power, electromigration (EM), timing and signal integrity (SI) for nanometer SoC designs. Eliminating the need for multiple point tools and iterations, CoolTime renders accurate and convergent analysis of inter-dependent electrical effects. CoolTime shares a common platform with CoolPowerTM* optimization to ensure rapid design closure for dynamic voltage drop, leakage power, EM, timing and SI effects.


CoolTime Features

  • Highest accuracy, capacity and performance SoC tool for dynamic voltage drop analysis
    • Comprehensive RLC model including decaps and package
    • Simulation-based and vectorless modes for realistic stimulus
    • High-speed embedded extractor using silicon-proven ColumbusTM technology
    • Cell characterization for transient current waveforms, Accuwave™
    • Accurate memory and macro current modeling
       
  • Event-based timing and SI analysis for crosstalk and voltage drop effects
    • Hierarchical analysis providing SoC capacity
    • Cell characterization for voltage-aware timing and SI modeling
    • 5-10x faster than existing STA toolsVirtual rail voltage and recovery time analysis for MTCMOS power gated designs

  • Easy-to-use graphical interface and detailed reports

  • Shared analysis platform with CoolPower optimization

  • Correlated with silicon and industry standard circuit simulators

 

CoolPower (Next-Generation PhysicalStudio) - Power Integrity Closure for Nanometer SoC Design


CoolPower™* is the industry's leading cell-based Power Integrity solution for concurrent optimization of power, dynamic voltage drop, timing and signal integrity (SI) for nanometer SoC design. CoolPower predicts and corrects design closure issues both before and after routing. It gives users the ability to interactively optimize hierarchical, multimillion gate SoC designs at the block-level, as well as, full-chip level. CoolPower integrates into popular third-party place and route tools to enable existing physical flows to reach fast, predictable design closure in silicon geometries below 65 nanometers (nm).

CoolPower Highlights

  • Power Gating
    • Achieves faster design speeds while maintaining longer battery life
    • Complete power gating solution creates, optimizes, and verifies powergated designs

  •  Voltage Drop Optimization
    • Intelligent voltage drop optimization reduces leakage power and increases yield
    • Automatically fixes dynamic voltage drop problems using decoupling capacitance insertion and peak power spreading techniques

  • Total Power Optimization 
    • Reduces static leakage power and dynamic power
    • Concurrent analysis preserves timing and signal integrity

  • Timing & Signal Integrity Optimization 
    • Pre-route creation and post-route repair reduces iterations
    • Netlist and placement changes optimize timing, signal integrity, and voltage drop impact on timing

  • Hierarchical Top-level Optimization
    • Register-bounded methodology improves accuracy and increases capacity while reducing run-time
    • Single-pass, push-down approach increases design performance and eliminates design iterations

General

  • Integrated CoolTime concurrent analysis engine eliminates convergence problems
  • Seamless integration with standard physical design flows and formats
  • Easy-to-use graphical interface and detailed analysis reports



* CoolPower is based on proven PhysicalStudio optimization technology

Downloads       Contact Us       Site Map

© Apache Design Solutions, Inc. All rights Reserved.